Hardware Acceleration for Model Checking
نویسندگان
چکیده
In this paper, we present a coprocessor to accelerate explicit state based model checking by computing the set of reachable states with the help of massively parallel hardware. The algorithm is based on known implementations of algorithms for the solution of the algebraic path problem on systolic arrays. We describe the mapping to a field programmable gate array, including the implementation of input and output operations. Our preliminary experimental results show a significant speedup and the applicability of our approach to real-world problems.
منابع مشابه
Hardware Router’s Lookup Machine and its Formal Verification
This article describes the design of the lookup machine implemented in hardware accelerator COMBO6 for IPv6 and IPv4 packet routing. The lookup machine is a single instruction machine using Content Addressable and Static Memories and the operations are performed by Field Programmable Gate Arrays. The design of the lookup machine is difficult to be proven correct by conventional methods, therefo...
متن کاملApplications of Fuzzy Program Graph in Symbolic Checking of Fuzzy Flip-Flops
All practical digital circuits are usually a mixture of combinational and sequential logic. Flip–flops are essential to sequential logic therefore fuzzy flip–flops are considered to be among the most essential topics of fuzzy digital circuit. The concept of fuzzy digital circuit is among the most interesting applications of fuzzy sets and logic due to the fact that if there has to be an ultimat...
متن کاملOn acceleration of the check tautology logic synthesis algorithm using an FPGA-based reconfigurable coprocessor
In this extended abstract, we summarize our study on implementing tautology checking, a fundamental logic synthesis algorithm, using an FPGA-based reconfgurable applicationspecific coprocessor. The use of the tautology checking algorithm is first discussed followed by the specifics of hardware accelerator implementation and intetiace to application sofrware. We compare our hardware accelerator ...
متن کاملEverything You Want to Know About Pointer-Based Checking
Lack of memory safety in C/C++ has resulted in numerous security vulnerabilities and serious bugs in large software systems. This paper highlights the challenges in enforcing memory safety for C/C++ programs and progress made as part of the SoftBoundCETS project. We have been exploring memory safety enforcement at various levels – in hardware, in the compiler, and as a hardware-compiler hybrid ...
متن کاملDesigning fast LTL model checking algorithms for many-core GPUs
Recent technological developments made various many-core hardware platforms widely accessible. These massively parallel architectures have been used to significantly accelerate many computation demanding tasks. In this paper we show how the algorithms for LTL model checking can be redesigned in order to accelerate LTL model checking on many-core GPU platforms. Our detailed experimental evaluati...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008